



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/621,067	07/16/2003	Keith Farkas	200210109-1	1252
22879	7590	08/19/2008	EXAMINER	
HEWLETT PACKARD COMPANY			TANG, KENNETH	
P O BOX 272400, 3404 E. HARMONY ROAD			ART UNIT	PAPER NUMBER
INTELLECTUAL PROPERTY ADMINISTRATION			2195	
FORT COLLINS, CO 80527-2400				
NOTIFICATION DATE		DELIVERY MODE		
08/19/2008		ELECTRONIC		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

JERRY.SHORMA@HP.COM

mkraft@hp.com

ipa.mail@hp.com

Office Action Summary	Application No.	Applicant(s)	
	10/621,067	FARKAS ET AL.	
	Examiner	Art Unit	
	KENNETH TANG	2195	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 6/4/09.
 2a) This action is **FINAL**. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1,2,5-8,11,12,15 and 17-24 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1, 2, 5-8, 11, 12, 15, 17-19, and 22-24 is/are rejected.
 7) Claim(s) 20 and 21 is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ . |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____. | 6) <input type="checkbox"/> Other: _____ . |

DETAILED ACTION

1. Claims 1-2, 5-8, 11-12, 15, and 17-24 are presented for examination.
2. This action is in response to the Appeal Brief on 6/4/09. Applicant's arguments have been fully considered but were not found to be persuasive.

In view of the Appeal Brief filed on 6/4/09, PROSECUTION IS HEREBY REOPENED. The examiner may determine that it is necessary to reopen prosecution to enter a new ground of rejection. See MPEP § 1207.04. The new grounds of rejections are set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

- (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
- (2) initiate a new appeal by filing a notice of appeal under 37 CFR 41.31 followed by an appeal brief under 37 CFR 41.37. The previously paid notice of appeal fee and appeal brief fee can be applied to the new appeal. If, however, the appeal fees set forth in 37 CFR 41.20 have been increased since they were previously paid, then appellant must pay the difference between the increased fees and the amount previously paid.

Double Patenting

3. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined

application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

4. “A later patent claim is not patentably distinct from an earlier patent claim if the later claim is obvious over, or anticipated by, the earlier claim. *In re Longi*, 759 F.2d at 896, 225 USPQ at 651 (affirming a holding of obviousness-type double patenting because the claims at issue were obvious over claims in four prior art patents).

5. **Claim 1 is rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claim 1 of U.S. Patent No. 7,093,147 B2 in view of Orenstien et al. (hereinafter Orenstien) (US 2003/0110012 A1).**

6. As to claim 1, U.S. Patent No. 7,093,147 B2 teaches a computer system, comprising:
a plurality of computer processor cores in which at least two differ in processing performance, and in which all execute the same instruction set (col. 8, lines 50-53); and

a performance measurement (col. 8, lines 61-63) and transfer mechanism for distributing a plurality of computer processing jobs amongst the plurality of computer processor cores (col. 8, lines 64-67).

7. U.S. Patent No. 7,093,147 B2 is silent in disclosing that the transfer mechanism is done to improve a throughput metric.

8. However, Orenstien teaches a computer system monitoring the operational activity of its dual-core processor 200 to provide load balancing between the cores by migrating processes from one core to the other based on a performance metric ([0017], [0022]-[0023]). Orenstien teaches that the performance metric, for example, can be based on power, or load for load balancing, or other things (page 2, last line of [0021]). The result of this migration based on the monitoring of the performance measurement is an increase in throughput (“ensures that processing throughput is increased to the extent possible”, see page 4, [0034], lines 1-2). U.S. Patent No. 7,093,147 B2 and Orenstien are analogous art because they are from the same field of endeavor of selecting processor cores and in the same problem solving area of improving overall system efficiency. At the time of the invention, it would have been obvious to a person of ordinary skill in the art to modify U.S. Patent No. 7,093,147 B2 to include Orenstein’s features of migrating processes to cores to improve a throughput metric. The suggestion/motivation for doing so would have been to improve the performance of the system. An improved throughput metric results in an improved performance of the system.

9. Claim 7 is rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claim 14 of U.S. Patent No. 7,093,147 B2 in view of Orenstien et al. (hereinafter Orenstien) (US 2003/0110012 A1).

10. As to claim 7, U.S. Patent No. 7,093,147 B2 teaches a method for operating multiple processor cores, comprising:

placing a plurality of computer processor cores on a single semiconductor die, in which at least two computer processor cores differ in processing performance, and in which all execute the same instruction set (col. 10, lines 39-46);

measuring the performance of each of a plurality of computer processing jobs hosted amongst the plurality of computer processor cores (col. 10, lines 49-51); and

transferring individual ones of said plurality of computer processing jobs amongst targeted ones of said plurality of computer processor cores to improve a throughput metric (col. 10, lines 52-55).

11. U.S. Patent No. 7,093,147 B2 is silent in disclosing that the transfer mechanism is done to improve a throughput metric. However, Orenstien teaches a computer system monitoring the operational activity of its dual-core processor 200 to provide load balancing between the cores by migrating processes from one core to the other based on a performance metric ([0017], [0022]-[0023]). Orenstien teaches that the performance metric, for example, can be based on power, or load for load balancing, or other things (page 2, last line of [0021]). The result of this migration based on the monitoring of the performance measurement is an increase in throughput (“ensures

that processing throughput is increased to the extent possible”, see page 4, [0034], lines 1-2).

U.S. Patent No. 7,093,147 B2 and Orenstien are analogous art because they are from the same field of endeavor of selecting processor cores and in the same problem solving area of improving overall system efficiency. At the time of the invention, it would have been obvious to a person of ordinary skill in the art to modify U.S. Patent No. 7,093,147 B2 to include Orenstein’s features of migrating processes to cores to improve a throughput metric. The suggestion/motivation for doing so would have been to improve the performance of the system. An improved throughput metric results in an improved performance of the system.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

12. Claims 1, 2, 5-6, 17-19, and 22 are rejected under 35 U.S.C. 102(e) as being anticipated by Orenstien et al. (hereinafter Orenstien) (US 2003/0110012 A1).

13. As to claim 1, Orenstien teaches a computer system, comprising:

a plurality of computer processor cores in which at least two differ in processing performance, and in which all execute the same instruction set ([0017], [0022]-[0023]); and a performance measurement (power consumption metric or alternatively, a load measurement that is used to in the load balancing between the processor cores) (page 2, last line of [0021]) and transfer mechanism for distributing a plurality of computer processing jobs amongst the plurality of computer processor cores to improve a throughput metric (tracking and migration of processes from one core to the other in a dual core processor 200 to increase throughput) ([0020]-[0021], [0027], and [0034], lines 1-2).

14. In summary of the above citations, Orenstien teaches a computer system monitoring the operational activity of its dual-core processor 200 to provide load balancing between the cores by migrating processes from one core to the other based on a performance metric. Orenstien teaches that the performance metric, for example, can be based on power, or load for load balancing, or other things. The result of this migration based on the monitoring of the performance measurement is an increase in throughput or clock frequency for each core. The limitation “to improve a throughput metric” is an intended use limitation, and therefore, does not receive patentable weight. Nevertheless, Orenstien teaches that the system does ensure that “processing throughput is increased to the extent possible” (page 4, [0034], lines 1-2).

15. As to claim 2, Orenstien teaches further comprising: at least one of an operating system (operating system 755, [0041]-[0042]), hosted on the plurality of computer processor cores, firmware ([0026]), and special-purpose hardware that includes the performance measurement

and transfer mechanism (monitor 110, [0020]-[0021]), and that provides for a periodic test to determine relative performance of different jobs on different ones of the plurality of computer processor cores (relative performance of each core is periodically monitored and evaluated such that the load can be leveled or balanced) ([0021], [0027]).

16. As to claim 5, Orenstien teaches further comprising: at least one of an operating system hosted on the plurality of computer processor cores (operating system 755, [0041]-[0042]), firmware ([0026]), and special-purpose hardware that includes the performance measurement and transfer mechanism (monitor 110, [0020]-[0021]), and that provides for a periodic test of operating states within each of the computer processor cores in making a decision as to where to place a given processing software workload (relative performance of each core is periodically monitored and evaluated such that the load can be leveled or balanced) ([0021]), wherein said operating states are dependent on at least one of the operating voltage and clock frequency of a corresponding one of the plurality of computer processor cores ([0033]-[0034], [0037]).

17. As to claim 6, Orenstien teaches further comprising: at least one of an operating system hosted on the plurality of computer processor cores (operating system 755, [0041]-[0042]), firmware ([0026]), and special-purpose hardware that includes the performance measurement and transfer mechanism (monitor 110, [0020]-[0021]), and that provides for a periodic test of operating states within each of the computer processor cores in a making decision as to where to place a given processing software workload (relative performance of each core is periodically

monitored and evaluated such that the load can be leveled or balanced) ([0021]), wherein said operating states are dependent on run-time re-configuration of hardware structures of corresponding ones of the plurality of computer processor cores ([0018], [0020]).

18. As to claim 17, Orenstien teaches further comprising at least one of an operating system hosted on the plurality of computer processor cores (multi-core), firmware, and special-purpose hardware that includes the performance measurement and transfer mechanism ([0041], [0026]).

19. As to claim 18, Orenstien teaches wherein the performance measurement and transfer mechanism improves the total system throughput. Orenstien also teaches wherein the throughput is maximized by disclosing that the processing throughput is increased to the extent possible (page 4, [0033], lines 1-2).

20. As to claim 19, Orenstien teaches wherein the performance measurement and transfer mechanism periodically transfers the executing computer processing jobs to a new assignment amongst the plurality of computer processor cores, collects performance statistics about execution at the new assignment, and then determines whether to reassign the executing computer processing jobs to different computer processor cores based on the performance statistics collected (relative performance of each core is periodically monitored and evaluated

such that the load can be leveled or balanced via process migration between cores) ([0021], [0027]).

21. As to claim 22, Orenstien teaches wherein the determination of whether to reassign the jobs to different computer processor cores also is based on at least one of user-defined or workload-defined metrics (information can be provided by user, the program itself, or the execution of the program) ([0042]).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

22. Claims 7-8, 11-12, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Orenstien et al. (hereinafter Orenstien) (US 2003/0110012 A1) in view of Summers (US 5,838,976).

23. As to claim 7, Orenstien teaches a method for operating multiple processor cores, comprising:

placing a plurality of computer processor cores on a single semiconductor die, in which at least two computer processor cores differ in processing performance, and in which all execute the same instruction set ([0022]-[0023], [0017]);

measuring the performance amongst the plurality of computer processor cores ([0017], [0022]-[0023]); and

transferring individual ones of said plurality of computer processing jobs amongst targeted ones of said plurality of computer processor cores to improve a throughput metric (tracking and migration of processes from one core to the other in a dual core processor 200 to increase throughput) ([0020]-[0021], [0027], and [0034], lines 1-2).

24. In summary of the above citations, Orenstien teaches a computer system monitoring the operational activity of its dual-core processor 200 to provide load balancing between the cores by migrating processes from one core to the other based on a performance metric. Orenstien teaches that the performance metric, for example, can be based on power, or load for load balancing, or other things such as processes which are hot or cold. The limitation “to improve a throughput metric” is an intended use limitation, and therefore, does not receive patentable weight. Nevertheless, Orenstien teaches that the result of the migration of jobs between the cores is an increase in throughput (see page 4, [0033], lines 1-2).

25. Orenstien teaches determining processes that are a “hot process” or a “cool process”, but not explicitly measuring the performance of each of the jobs/processes (“hot process”, “cool process”, page 2, [0017]). However, Summers teaches a multiprocessor architecture that measuring performance metrics at the process level and stores them as a profile in a memory cell

or cells (col. 2, lines 10-25). Summers discloses that its profiler can be adapted to work with any process executing on a computer system (col. 2, lines 21-24). Therefore, one of ordinary skill in the art would have known to modify Orenstien's processing system such that it would include the feature of Summers' profiler that measures performance metrics at the process level so that it could be later analyzed. The suggestion/motivation for doing so would have been to provide the predicted result of having the technical advantage of profiling code to remove performance bottlenecks and to be able to revise the process' structure and operation (col. 1, lines 27-35, col. 2, lines 26-46). Therefore, it would have been obvious to one of ordinary skill in the art to combine Orenstien and summers to obtain the invention of claim 7.

26. As to claim 8, Orenstien teaches providing for a periodic test to determine relative performance of different jobs on different ones of the computer processor cores (relative performance of each core is periodically monitored and evaluated such that the load can be leveled or balanced) ([0021], [0027]).

27. As to claim 11, it is rejected for the same reasons as stated in the rejection of claim 5.

28. As to claim 12, it is rejected for the same reasons as stated in the rejection of claim 6.

29. As to claim 15, Orenstien teaches further comprising: associating workloads for execution on specific processor cores based on at least one of user and application hints ([0042]).

30. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Orenstien et al. (hereinafter Orenstien) (US 2003/0110012 A1) in view of Schmeck et al. (hereinafter Schmeck) (“Trends in Network and Pervasive Computing – ARCS 2002”, April 2002).

31. As to claim 23, Orenstien is silent wherein the throughput metric comprises a number of instructions per second. However, Orenstien does teach improving a throughput metric (see rejection of claim 1). In addition, Schmeck teaches a single processor containing multiple clusters that can be optimized by maximizing the total number of instructions per second (see page 157 under Section 3.5: Optimization). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Orenstien such that the throughput metric would comprise of a number of instructions per second. The suggestion/motivation for doing so would have been to provide the predicted result of having a metric that can be used to optimize and maximize the system (see page 157 under Section 3.5: Optimization).

32. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over Orenstien et al. (hereinafter Orenstien) (US 2003/0110012 A1) in view of Diepstraten et al. (hereinafter Diepstraten) (US 6,986,141 B1).

33. As to claim 24, Orenstien is silent wherein movement of the executing computer processing jobs is constrained to occur only at operating system time slice intervals. However, Diepstraten teaches having time slice task switching capability in its switching or processes (col. 1, lines 52-55). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Orenstien's migration of processes to include the feature of wherein the movement of the executing computer processing jobs is constrained to occur only at operating system time slice intervals. The suggestion/motivation for doing so would have been to provide the predicted result of a more flexible way to allocate and manage context (col. 3, lines 44-67).

Response to Arguments

34. *Applicant argues that Orenstien does not teach the limitation of “to improve a throughput metric”.*

35. The limitation of “to improve a throughput metric” is an intended use limitation. Language that suggests or makes optional but does not require steps to be performed or does not limit a claim to a particular structure does not limit the scope of a claim or claim limitation, and thus, does not receive any patentable weight (see MPEP 2106).

36. Nevertheless, Orenstien does teach that the migration of jobs does result in an increase in throughput (“ensures that processing throughput is increased to the extent possible”, page 4,

[0034], lines 1-2). Thus, Orenstien does teach the limitation, and therefore, the rejections based on 35 U.S.C. 102 for claims 1 and 7 have been maintained.

37. *Applicant further argues regarding claim 7 that Orenstien does not say anything at all about measuring performance of individual computer processing jobs.*

Applicant's arguments have been fully considered but are moot in view of the new grounds of rejections based on Orenstien in view of Summers (see rejection above).

38. Applicant's arguments to claims 20-21 were fully considered and found to be persuasive. Therefore, claims 20-21 have been objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Allowable Subject Matter

39. Claims 20-21 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kenneth Tang whose telephone number is (571) 272-3772. The examiner can normally be reached on 8:30AM - 6:00PM, Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Kenneth Tang/
Examiner, Art Unit 2195

/Li B. Zhen/
Primary Examiner, Art Unit 2194